







D43D Workshop, June 23rd & 24th, 2014 EPFL, School of Computer and Communication Sciences (IC)

WiFi: Username: x-d43d Password: taddam37 (6 char. + 2 digits)

Day 1: Monday, June 23^{rd,} 2014

		T
08:45-09:00	Welcome / Badge Pickup	
09:00-09:15	Opening	Pascal Vivet, CEA-LETI
09:15-10:00	Keynote: 3D Packaging Technologies and Industry Trends	Thibault Buisson, Yole
10:00-10:30	COFFEE BREAK	
	Session I - 3D Technology Chair: Patrick Leduc, CEA-LETI	
10:30-11:00	3D Technology for Power Efficient Computing	Patrick Leduc, CEA-LETI
11:00-11:30	Processor-WidelO Integration: Challenges and Solutions	Andy Heinig, Fraunhofer
11:30-12:00	RF characterization and modeling of TSV	Thierry Lacrevaz, University of Savoie
12:00-13:30	LUNCH @ Starling Hotel	
40.00 44.00	Session II - 3D Computing Architectures	
13:30-14:00	Chair: Koji Inoue, Kyushu University	
13:30-14:00	Heterogeneous Multi-core Processors using Through-Chip Wireless Interconnect	Hideharu Amano, Keio University
14:00-14:30	A Modular Shared L2 Memory Design for Three Dimensional Integration	Erfan Azarkhish, UNIBO
14:30-15:00	Using 3D Active Interposer for Scalable and Power Efficient Many-core Architectures	Denis Dutoit, CEA-LETI
15:00-15:30	Accelerating Big Data Services: It's All About Memory!	Babak Falsafi, EPFL
15:30-16:00	COFFEE BREAK	
	Session III – 3D Thermal Effects Chair: Giovanni Ansaloni, EPFL	
16:00-16:30	Integrated Cooling and Power Generation of 3D MPSoCs with Microfluidics	Mohamed Sabry, Stanford University
16:30-17:00	Orthogonal Scaling: The future path for denser and yet, more efficient systems	Arvind Sridhar, IBM Research
17:00-17:30	Thermal analysis and model identification techniques for a logic + WIDEIO stacked DRAM test chip	Andrea Bartolini, ETHZ
17:30-18:00	Thermal-Aware Automated Floorplaning for 3D MPSoCs	Jose L. Ayala, UCM

Day 2: Tuesday, June 24^{th,} 2014

08:45-09:30 Keynote: 3D Processor: A 09:30-10:00 COFFEE BR Session IV - 3D Interconnects and Memoria 10:00-10:30 DiRAM4, A Revolutionary 3D 10:30-11:00 2.5D and 3D Integration of Ultra H 11:00-11:30 Thermal and Power Aspects of MPS 11:30-12:00 Accelerating In-Memory MapReduce 12:00-13:30 LUNCH @ Starlin Session V - 3D Testabilit Chair: Vasilis Pavlidis, Man 13:30-14:00 Towards Design for 3D Reliability - 14:00-14:30 Key Enablers for 3D/2.5D Integration - N 14:30-15:00 Imec's 3D-DfT Architecture: Basics, Exten 15:00-15:30 2D to 3D Test Pattern Retargeting usin Architecture Architecture 15:30-16:00 COFFEE BR Session VI – 3D CAD Tools 16:00-16:20 Towards thermal-Aware Analys 16:20-16:40 IP and SoC-level design co-optimization methodologies and EDA to	Chair: Christian Weis, UKL DRAM Architecture In Bandwidth Memories Cs with WIDE I/O DRAMs With Near Data Processing In Hotel In H	Robert Patti, Tezzaron Aaron Nygren, Micron Matthias Jung, Univ. of Kaiserslautern Rajeev Balasubramonian, Univ. of Utah & HP Labs
Session IV - 3D Interconnects and Memoria 10:00-10:30 DiRAM4, A Revolutionary 3D 10:30-11:00 2.5D and 3D Integration of Ultra H 11:00-11:30 Thermal and Power Aspects of MPS 11:30-12:00 Accelerating In-Memory MapReduce 12:00-13:30 LUNCH @ Starlin Session V - 3D Testabilit Chair: Vasilis Pavlidis, Man 13:30-14:00 Towards Design for 3D Reliability - 14:00-14:30 Key Enablers for 3D/2.5D Integration - M 14:30-15:00 Imec's 3D-DfT Architecture: Basics, Exten 2D to 3D Test Pattern Retargeting usin Architecture 15:30-16:00 COFFEE BR Session VI - 3D CAD Tools Towards thermal-Aware Analys IP and SoC-level design co-optimization	Chair: Christian Weis, UKL DRAM Architecture In Bandwidth Memories Cs with WIDE I/O DRAMs With Near Data Processing In Hotel In H	Robert Patti, Tezzaron Aaron Nygren, Micron Matthias Jung, Univ. of Kaiserslautern Rajeev Balasubramonian, Univ. of Utah & HP Labs
10:00-10:30	DRAM Architecture gh Bandwidth Memories Cs with WIDE I/O DRAMs with Near Data Processing g Hotel and Reliability	Robert Patti, Tezzaron Aaron Nygren, Micron Matthias Jung, Univ. of Kaiserslautern Rajeev Balasubramonian, Univ. of Utah & HP Labs
10:30-11:00 2.5D and 3D Integration of Ultra H 11:00-11:30 Thermal and Power Aspects of MPS 11:30-12:00 Accelerating In-Memory MapReduce 12:00-13:30 LUNCH @ Starling 13:30-14:00 Session V - 3D Testability Chair: Vasilis Pavlidis, Man 13:30-14:00 Towards Design for 3D Reliability - 14:00-14:30 Key Enablers for 3D/2.5D Integration - No 14:30-15:00 Imec's 3D-DfT Architecture: Basics, Exten 2D to 3D Test Pattern Retargeting using Architecture 15:30-15:30 COFFEE BR Session VI - 3D CAD Tools Towards thermal-Aware Analys 16:20-16:40 IP and SoC-level design co-optimization	ch Bandwidth Memories Cs with WIDE I/O DRAMs with Near Data Processing G Hotel and Reliability	Aaron Nygren, Micron Matthias Jung, Univ. of Kaiserslautern Rajeev Balasubramonian, Univ. of Utah & HP Labs
11:00-11:30 Thermal and Power Aspects of MPS 11:30-12:00 Accelerating In-Memory MapReduce 12:00-13:30 LUNCH @ Starlin 13:30-14:00 Session V - 3D Testabilit Chair: Vasilis Pavlidis, Man 13:30-14:00 Towards Design for 3D Reliability - 14:00-14:30 Key Enablers for 3D/2.5D Integration - Magnetic Starlin 14:30-15:00 Imec's 3D-DfT Architecture: Basics, Extendition 15:00-15:30 2D to 3D Test Pattern Retargeting usin Architecture 15:30-16:00 COFFEE BRI Session VI - 3D CAD Tools 16:00-16:20 Towards thermal-Aware Analys 16:20-16:40 IP and SoC-level design co-optimization	Cs with WIDE I/O DRAMs with Near Data Processing Hotel and Reliability	Matthias Jung, Univ. of Kaiserslautern Rajeev Balasubramonian, Univ. of Utah & HP Labs
11:30-12:00 Accelerating In-Memory MapReduce 12:00-13:30 LUNCH @ Starlin 13:30-14:00 Session V - 3D Testabilit Chair: Vasilis Pavlidis, Man 13:30-14:00 Towards Design for 3D Reliability - 14:00-14:30 Key Enablers for 3D/2.5D Integration - N 14:30-15:00 Imec's 3D-DfT Architecture: Basics, Exten 2D to 3D Test Pattern Retargeting usin	with Near Data Processing G Hotel and Reliability	Kaiserslautern Rajeev Balasubramonian, Univ. of Utah & HP Labs
12:00-13:30 LUNCH @ Starlin Session V - 3D Testabilit Chair: Vasilis Pavlidis, Man 13:30-14:00 Towards Design for 3D Reliability - 14:00-14:30 Key Enablers for 3D/2.5D Integration - N 14:30-15:00 Imec's 3D-DfT Architecture: Basics, Exten 2D to 3D Test Pattern Retargeting usin Architecture 15:30-16:00 COFFEE BRI Session VI – 3D CAD Tools Towards thermal-Aware Analys IP and SoC-level design co-optimization	g Hotel and Reliability	Univ. of Utah & HP Labs
Session V - 3D Testability Chair: Vasilis Pavlidis, Man 13:30-14:00 Towards Design for 3D Reliability - 14:00-14:30 Key Enablers for 3D/2.5D Integration - N 14:30-15:00 Imec's 3D-DfT Architecture: Basics, Exten 2D to 3D Test Pattern Retargeting usin Architecture 15:30-16:00 COFFEE BR Session VI - 3D CAD Tools 16:00-16:20 IP and SoC-level design co-optimization	and Reliability	
13:30-14:00 Chair: Vasilis Pavlidis, Man 13:30-14:00 Towards Design for 3D Reliability - 14:00-14:30 Key Enablers for 3D/2.5D Integration - N 14:30-15:00 Imec's 3D-DfT Architecture: Basics, Exten 2D to 3D Test Pattern Retargeting usin Architecture 15:30-16:00 COFFEE BRI Session VI – 3D CAD Tools Towards thermal-Aware Analys IP and SoC-level design co-optimization		
14:00-14:30 Key Enablers for 3D/2.5D Integration - No. 14:30-15:00 Imec's 3D-DfT Architecture: Basics, Extension 15:00-15:30 2D to 3D Test Pattern Retargeting usin Architecture 15:30-16:00 COFFEE BRIST Session VI – 3D CAD Tools 16:00-16:20 Towards thermal-Aware Analys 16:20-16:40 IP and SoC-level design co-optimization		
14:30-15:00 Imec's 3D-DfT Architecture: Basics, Extended 15:00-15:30	tack Package Interaction	Gerd Schlottig, IBM
2D to 3D Test Pattern Retargeting usin Architecture 15:30-16:00 COFFEE BR Session VI – 3D CAD Tools 16:00-16:20 Towards thermal-Aware Analys IP and SoC-level design co-optimization	aterial, Process and Reliability	Chuan Seng Tan, NTU
15:00-15:30 Architecture 15:30-16:00 COFFEE BR Session VI – 3D CAD Tools 16:00-16:20 Towards thermal-Aware Analys 16:20-16:40 IP and SoC-level design co-optimization	ions, and Demonstrator Results	Tobias Burgherr, IMEC
Session VI – 3D CAD Tools 16:00-16:20 Towards thermal-Aware Analys IP and SoC-level design co-optimization		Yassine Fkih, LIRMM
16:00-16:20 Towards thermal-Aware Analys IP and SoC-level design co-optimization 16:20-16:40	AK	
IP and SoC-level design co-optimization	Chair: Pascal Vivet, CEA-LETI	
16:20-16:40	and Debug of 3D-IC	Sylvian Kaiser, DOCEA Power
moundating and EB7 (to		Ravi Varadarajan, Atrenta
16:40-17:00 3D Flow for sig	•	
17:00-17:20 Which Design Methodology for M	s and Standards	Alexandre Arriordaz, Mentor Graphics
17:20 Closing	s and Standards	

